188.8.131.52. TX FIFO (Shared with Enhanced PCS and PCIe* Gen3 PCS)
You can control the write port using tx_clkout or tx_coreclkin. Use the tx_clkout signal for a single channel and tx_coreclkin when using multiple channels. The TX FIFO is shared with PCIe Gen3 and Enhanced PCS data paths.
Did you find the information on this page useful?