18.104.22.168.1. TX FIFO Low Latency Mode
The low latency mode incurs two to three cycles of latency (latency uncertainty) when connecting it with the FPGA fabric. The FIFO empty and the FIFO full threshold values are made closer so that the depth of the FIFO decreases, which in turn decreases the latency.
Did you find the information on this page useful?