Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

3.11.3. Implementing PLL Cascading

In PLL cascading, the output of the first PLL feeds the input reference clock to the second PLL.

For example, if the input reference clock has a fixed frequency, and the desired data rate was not an integer multiple of the input reference clock, the first PLL can be used to generate the correct reference clock frequency. This output is fed as the input reference clock to the second PLL. The second PLL generates the clock frequency required for the desired data rate.

The transceivers in Arria® 10 devices support fPLL to fPLL cascading. For OTN and SDI applications, there is a dedicated clock path for cascading ATX PLL to fPLL in Arria 10 production silicon. Only maximum two PLLs are allowed in the cascading chain.
Note: When the fPLL is used as a cascaded fPLL (downstream fPLL), a user recalibration on the fPLL is required. Refer to "User Recalibration" section in "Calibration" chapter for more information.
Figure 199. PLL Cascading

Steps to implement fPLL to fPLL cascading:

  1. Instantiate the fPLL IP core. Refer to Instantiating the fPLL IP Core for detailed steps.
  2. Set the following configuration settings for the fPLL IP core in the Parameter Editor:
    • Set the fPLL Mode to Cascade Source.
    • Set the Desired output clock frequency.
  3. Instantiate the fPLL IP core (the second PLL in PLL cascading configuration). Refer to Instantiating the fPLL IP Core for detailed steps.
  4. Configure the second fPLL IP core for the desired data rate and the reference clock frequency. Set reference clock frequency for the second fPLL same as the output frequency of the first fPLL.
  5. Connect the fPLL IP core (cascade source) to fPLL IP core (transceiver PLL) as shown in the above figure. Ensure the following connections:
    • The fPLL has an output port hssi_pll_cascade_clk. Connect this port to the second fPLL's pll_refclk0 port.
  6. Set the source (upstream) fPLL bandwidth to Low setting and the destination (downstream) fPLL bandwidth to Low setting.
  7. If the input reference clock is available at device power-up, the first PLL is calibrated during the power-up calibration. The second PLL need to be recalibrated. Refer to the User Recalibration section. If the input reference clock is not available at device power-up, then re-run the calibration for the first PLL. After the first PLL has been calibrated, re-calibrate the second PLL.

Notes:

  • No special configuration is required for the Native PHY instance.
  • ATX PLL to fPLL cascading mode is added to address the OTN and SDI jitter requirement. In this mode, ATX PLL generates a relatively high and clean reference frequency in fractional mode. The reference is driving the fPLL, which is running in integer mode. Overall cascaded two PLLs, synthesize a needed frequency for a given data rate.

Did you find the information on this page useful?

Characters remaining:

Feedback Message