Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.9.1.7. RX Data Bitslip

The RX data bit slip in the RX gearbox allows you to slip the recovered data. An asynchronous active high edge on the rx_bitslip port changes the word boundary, shifting rx_parallel_data one bit at a time. Use the rx_bitslip port with its own word aligning logic. Assert the rx_bitslip signal for at least two parallel clock cycles to allow synchronization. You can verify the word alignment by monitoring rx_parallel_data. Using the RX data bit slip feature is optional.

Figure 129. RX Bit Slip

Did you find the information on this page useful?

Characters remaining:

Feedback Message