Arria® 10 Transceiver PHY User Guide

ID 683617
Date 4/01/2024
Document Table of Contents Register Map

You can access the 16-bit/32-bit configuration registers via the Avalon® memory-mapped interface.

Table 157.  Register Map
Address Range Usage Bit Configuration
0x00 : 0x1F 1000BASE-X/SGMII 16 2.5G, 1G/2.5G, 1G/2.5G/10G (MGBASE-T)
0x400 : 0x41F USXGMII 32 10M/100M/1G/2.5G/5G/10G (USXGMII)
0x461 Ser