Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

7.2.1. Avalon® Memory-Mapped Interface Arbitration Registers

Table 296.   Avalon® Memory-Mapped Interface Arbitration Registers
Bit Offset Address Description
[0] 0x065 This bit arbitrates the control of Avalon® memory-mapped interface.
  • Set this bit to 0 to request control of the internal configuration bus by user.
  • Set this bit to 1 to pass the internal configuration bus control to PreSICE.
[1] 0x0 This bit indicates whether or not calibration is done. This is the inverted cal_busy signal. You can write to this bit; however, if you accidentally write 0x0 without enabling any calibration bit in 0x100, PreSICE may not set this bit to 0x1, and cal_busy remain high. Channel reset is triggered if cal_busy is connected to the reset controller.
  • 0x1 = calibration completed.
  • 0x0 = calibration not completed.

    The cal_busy signal is activated two clock cycles after you write 0x0 to this bit.

Note: During calibration when Nios is controlling the internal configuration bus, you can not read offset address 0x0. However, you can write 0x0 to offset address 0x0[0] to request bus access.
65 The transceiver channel, ATX PLL, and fPLL use the same offset address.

Did you find the information on this page useful?

Characters remaining:

Feedback Message