Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

4.4.4. Transceiver PHY Reset Controller Resource Utilization

This section describes the estimated device resource utilization for two configurations of the transceiver PHY reset controller. The exact resource count varies by Quartus Prime version number, as well as by optimization options.
Table 249.   Reset Controller Resource Utilization

Configuration

Combination ALUTs

Logic Registers

Single transceiver channel

approximately 50

approximately 50

Four transceiver channels, shared TX reset, separate RX resets

approximately 100

approximately 150

Did you find the information on this page useful?

Characters remaining:

Feedback Message