Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.7.2.2.5. Gen3 Power State Management

The PCIe* base specification defines low power states for PHY layer devices to minimize power consumption. The Gen3 PCS does not implement these power saving measures, except when placing the transmitter driver in electrical idle in the low power state. In the P2 low power state, the transceivers do not disable the PIPE block clock.

Figure 99. P1 to P0 TransitionThe figure below shows the transition from P1 to P0 with completion provided by pipe_phy_status.


Did you find the information on this page useful?

Characters remaining:

Feedback Message