Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.6.4.10. Channel Placement Guidelines

The channels of multi-channel 1G/10G designs do not need to be placed contiguously. However, channels instantiated in different transceiver banks require PLLs in the same bank.

Did you find the information on this page useful?

Characters remaining:

Feedback Message