126.96.36.199. 10GBASE-R Bit-Error Rate (BER) Checker
The 10GBASE-R BER checker block is designed in accordance with the 10GBASE-R protocol specification as described in IEEE 802.3-2008 clause-49. After block lock synchronization is achieved, the BER checker starts to count the number of invalid synchronization headers within a 125-μs period. If more than 16 invalid synchronization headers are observed in a 125-μs period, the BER checker provides the status signal rx_enh_highber to the FPGA fabric, indicating a high bit error rate condition.
When the optional control input rx_enh_highber_clr_cnt is asserted, the internal counter for the number of times the BER state machine has entered the "BER_BAD_SH" state is cleared.
When the optional control input rx_enh_clr_errblk_count is asserted, the internal counter for the number of times the RX state machine has entered the "RX_E" state for the 10GBASE-R protocol is cleared. In modes where the FEC block in enabled, the assertion of this signal resets the status counters within the RX FEC block.
Did you find the information on this page useful?