Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 9/15/2023
Document Table of Contents Avalon® Memory-Mapped Interface Signals

The Avalon® memory-mapped interface is an Avalon® memory-mapped interface slave port. This interface uses word addressing and provides access to the 16-bit configuration registers of the PHY.

Table 167.   Avalon® Memory-Mapped Interface Signals
Signal Name Direction Width Description
csr_address Input 5, 11
Use this bus to specify the register address to read from or write to. The width is:
  • 5 bits for 2.5G and 1G/2.5G configurations.
  • 11 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.
csr_read Input 1

Assert this signal to request a read operation.

csr_readdata Output 16, 32