Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.6.5.3. Functional Description

The 1G/2.5G/5G/10G Multi-rate PHY Intel® FPGA IP core for Intel® Arria® 10 devices implements the 10M to 10Gbps Ethernet PHY in accordance with the IEEE 802.3 Ethernet Standard. This IP core handles the frame encapsulation and flow of data between a client logic and Ethernet network via a 10M to 10GbE PCS and PMA (PHY). You can use the Native PHY IP core to configure the transceiver PHY for your protocol implementation.

Figure 80. Architecture of 2.5G, 1G/2.5G, and 1G/2.5G/10G (MGBASE-T) Configuration
In the transmit direction, the PHY encodes the Ethernet frame as required for reliable transmission over the media to the remote end. In the receive direction, the PHY passes frames to the MAC.
Note: You can generate the MAC and PHY design example using the Low Latency Ethernet 10G MAC Intel® FPGA IP Parameter Editor.
The IP core includes the following interfaces:
  • Datapath client-interface:
    • 10GbE—XGMII, 64 bits
    • 1G/2.5GbE—GMII, 16 bit
    • 10M/100M/1G/2.5G/5G/10G (USXGMII)—XGMII, 32 bits

    For 1G/2.5/10G (MGBASE-T), select an interface based on the respective operating speed.

  • Management interface— Avalon® memory-mapped interface host slave for PHY management.
  • Datapath Ethernet interface with the following available options:
    • 10GbE—Single 10.3125 Gbps serial link
    • 2.5GbE—Single 3.125 Gbps serial link
    • 1GbE—Single 1.25 Gbps SGMII serial link
    • 10M/100M/1G/2.5G/5G/10G (USXGMII) —Single 10.3125 Gbps serial link

    For 1G/2.5/10G (MGBASE-T), select an Ethernet interface based on the respective operating speed.

  • Transceiver PHY dynamic reconfiguration interface—an Avalon® memory-mapped interface to read and write the Intel® Arria® 10 Native PHY IP core registers. This interface supports dynamic reconfiguration of the transceiver. It is used to configure the transceiver operating modes to switch to desired Ethernet operating speeds.
Figure 81. Architecture of 10M/100M/1G/2.5G/5G/10G (USXGMII) Configuration
The 10M/100M/1G/2.5G/5G/10G (USXGMII) configuration supports the following features:
  • USXGMII—10M/100M/1G/2.5G/5G/10G speeds
  • Full duplex data transmission
  • USXGMII Auto-Negotiation

Did you find the information on this page useful?

Characters remaining:

Feedback Message