Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.6.3.4. Parameterizing the 10GBASE-KR PHY

This section contains the recommended parameter values for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.

The Arria 10 1G/10GbE and 10GBASE-KR PHY IP core allows you to select either the Backplane-KR or 1Gb/10Gb Ethernet variant. When you select the Backplane-KR variant, the Link Training (LT) and Auto Negotiation (AN) tabs appear. The 1Gb/10Gb Ethernet variant (1G/10GbE) does not implement the LT and AN functions.

Complete the following steps to parameterize the 10GBASE-KR PHY IP core in the parameter editor:

  1. Instantiate the Arria 10 1G/10GbE and 10GBASE-KR PHY from the IP Catalog.
  2. Select Backplane-KR from the IP variant list located under Ethernet Intel® FPGA IP Core Type.
  3. Use the parameter values in the tables in 10GBASE-R Parameters, 10GBASE-KR Auto-Negotiation and Link Training Parameters, and 10GBASE-KR Optional Parameters as a starting point. You can then modify the setting to meet your specific requirements.
  4. Click Generate HDL to generate the 10GBASE-KR PHY IP core top-level HDL file.
Note: You might observe timing violations. If the timing path is within the IP, you can ignore these violations.

Did you find the information on this page useful?

Characters remaining:

Feedback Message