Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 9/15/2023
Document Table of Contents

6.12.3. CTLE Settings in Triggered Adaptation Mode

CTLE triggered adaptation mode should only be used for PCIe* Gen3. Refer to the section "How to enable CTLE and DFE" in Chapter Arria® 10 Transceiver PHY Architecture of Arria 10 Transceiver PHY User Guide for details on using the triggered adaptation mode of CTLE.

User need to change the register bit settings accordingly when moving from PCIe Gen1/2 (CTLE manual, DFE disabled) to PCIe Gen3 (CTLE triggered, DFE disabled) or vice versa. Refer to Register Map for CTLE triggered and CTLE manual settings for the difference in register bit settings when moving from CTLE manual, DFE disabled to CTLE triggered, DFE disabled. User need to perform read modify writes to all the register bits that differ through dynamic reconfiguration Avalon® memory-mapped interface.

Table 276.  Register Map for CTLE triggered and CTLE manual settings
Register Address Register Bit Description Value
CTLE Triggered, DFE Disabled CTLE Manual, DFE Disabled
0x123 1:1 Enable Adaptation Slicers 1'b1 1'b0
2:2 Enable DFE Fix Tap 8 to 11 1'b0