Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 9/15/2023
Document Table of Contents TX FIFO Fast Register Mode

This mode allows a higher maximum frequency (fMAX) between the FPGA fabric and the TX PCS by enabling the optional fast register interface with additional latency.

Did you find the information on this page useful?