18.104.22.168.2. Register Mode
The Register Mode bypasses the FIFO functionality to eliminate the FIFO latency uncertainty for applications with stringent latency requirements. This is accomplished by tying the read clock of the FIFO with its write clock.
In Register mode, tx_parallel_data (data), tx_control (indicates whether tx_parallel_data is a data or control word), and tx_enh_data_valid (data valid) are registered at the FIFO output.
- When the Enhanced PCS TX FIFO is set to register mode.
- When using the recovered clock to drive the core logic.
- When there is no soft FIFO being generated along with the IP Catalog.