Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

2.6.6.6. XAUI PHY Performance and Resource Utilization

The following table lists the typical expected device resource utilization for different configurations using the current version of the Intel® Quartus® Prime software targeting an Arria 10 device. The numbers of combinational ALUTs and logic registers are rounded to the nearest 100.

Table 170.  XAUI PHY Performance and Resource Utilization
Implementation Number of 3.125 Gbps Channels Combinational ALUTs Dedicated Logic Registers M20K Memory Blocks
Soft XAUI 4 1700 1700 3

Did you find the information on this page useful?

Characters remaining:

Feedback Message