Arria® 10 Transceiver PHY User Guide

ID 683617
Date 4/01/2024
Document Table of Contents

6.13. Ports and Parameters

The reconfiguration interface is integrated in the Native PHY instance and the TX PLL instances. Instantiate the Native PHY and the TX PLL IP cores in Qsys by clicking Tools > IP Catalog. You can define parameters for IP cores by using the IP core-specific parameter editor. To expose the reconfiguration interface ports, select the Enable dynamic reconfiguration option when parameterizing the IP core.

You can share the reconfiguration interface among all the channels by turning on Share reconfiguration interface when parameterizing the IP core. When this option is enabled, the IP core presents a single reconfiguration interface for dynamic reconfiguration of all channels. Address bits [9:0] provide the register address in the reconfiguration space of the selected channel. The remaining address bits of the reconfiguration address specify the selected logical channel. For example, if there are four channels in the Native PHY IP instance, reconfig_address[9:0] specifies the address and reconfig_address[11:10] are binary encoded to specify the four channels. For example, 2'b01 in reconfig_address[11:10] specifies logical channel 1.

The following figure shows the signals available when the Native PHY IP core is configured for four channels and the Share reconfiguration interface option is enabled.