Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 9/15/2023
Public
Document Table of Contents

2.6.4.6.7. MII

Table 141.  MII Signals
Name Direction Description
MII Transmit Interface
mii_tx_d[3:0] Input MII transmit data bus.
mii_tx_en Input Assert this signal to indicate that the data on mii_tx_d[3:0]is valid.
mii_tx_err Input Assert this signal to indicate to the PHY device that the frame sent is invalid.
MII Receive Interface
mii_rx_d[3:0] Output MII receive data bus.
mii_rx_dv Output Asserted to indicate that the data on mii_rx_d[3:0]is valid. The signal stays asserted during frame reception, from the first preamble byte until the last byte of the CRC field is received.