Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 3/28/2022
Document Table of Contents

5.4.2. Receiver Datapath

This section describes the Block Synchronizer, Rate Match FIFO, and RX FIFO of the Gen3 PCS receiver.

Did you find the information on this page useful?

Characters remaining:

Feedback Message