Intel® Arria® 10 Transceiver PHY User Guide

ID 683617
Date 9/15/2023
Public
Document Table of Contents
Give Feedback

7.2.3. Fractional PLL Calibration Registers

Table 298.  Fractional PLL Calibration Registers
Bit fPLL Calibration Enable Register Offset Address 0x100
0 Reserved
1 fPLL calibration enable. Set 1 to enable calibration.