Intel® Arria® 10 Transceiver PHY User Guide

Download
ID 683617
Date 3/28/2022
Public
Document Table of Contents

6.15.2. Optional Reconfiguration Logic

The Arria® 10 Transceiver Native PHY, ATX PLL, fPLL, and CMU PLL IP cores contain soft logic for debug purposes known as the Optional Reconfiguration Logic. This soft logic provides a set of registers that enable you to determine the state of the Native PHY and PLL IP cores.

You can enable the following optional reconfiguration logic options in the transceiver Native PHY and PLL IP cores:

  • Capability registers
  • Control and status registers
  • PRBS soft accumulators (Native PHY IP core only)

Did you find the information on this page useful?

Characters remaining:

Feedback Message