6.16. Transceiver Register Map
To avoid an illegal configuration, use the register map in conjunction with a transceiver configuration file generated by the Intel® Stratix® 10 Native PHY/Transmit PLL IP core. This configuration file includes details about the registers that are set for a specific transceiver configuration. Refer to a valid transceiver configuration file for legal register values and combinations.