22.214.171.124.1. FPGA Fabric to Transceiver Transfer
The sampling time of the capture logic is relative to the length of the shift register chain. To ensure the signals are successfully sampled and loaded into the register chain, you must hold those signals for a minimum period of time, depending on the type of shift register chain used to transfer the signals.
|Register Chain||Minimum Hold Cycles||Minimum Hold Time 21|
|FSR||10||1.667*10 = 16.67 ns|
|SSR||120||1.667*120 = 200.04 ns|
Given that the internal oscillator clock frequency can vary between 600 MHz and 900 MHz in the hardware, Intel recommends that you hold the signals for the worst case scenario of 600 MHz as summarized in the table above.
Did you find the information on this page useful?