L- and H-Tile Transceiver PHY User Guide

ID 683621
Date 7/20/2022
Public
Document Table of Contents

3.1.1.3. GXT Implementation Usage Restrictions for ATX PLL GX & MCGB

If configured as a Clock Buffer ATX PLL (selecting Input from ATX PLL below/above), the ATX PLL cannot be used to drive GX serial output.

If configured as the Main ATX PLL (Local ATX PLL output) the ATX PLL MCGB cannot be used.

Neither of the MCGB's can be used when the Main ATX PLL and the Clock Buffer ATX PLL are utilized to drive GXT channels.

Did you find the information on this page useful?

Characters remaining:

Feedback Message