6.13. Embedded Debug Features
The Intel® Stratix® 10 Transceiver Native PHY, ATX PLL, fPLL, and CMU PLL IP cores provide the following optional debug features to facilitate embedded test and debug capability:
- Native PHY Debug Master Endpoint (NPDME)
- Optional Reconfiguration Logic
Did you find the information on this page useful?