8.4. Troubleshooting Common Errors
Missing High-Speed Link Pin Connections
Check the pin connections to identify high-speed links (tx_p/n and rx_p/n) that are missing. When porting an older design to the latest version of the Intel® Quartus® Prime software, ensure that these connections exist after porting.
Ensure that the reset input to the Transceiver Native PHY, Transceiver Reset Controller, and Transceiver PLL Intel FPGA IPs is not held active (1'b1) . You also need to ensure the reconfig_reset port in Transceiver Native PHY and Transceiver PLL Intel FPGA IPs is not held active.
You must connect and drive the reconfig_clk input to the Transceiver Native PHY and Transceiver PLL Intel FPGA IPs. Otherwise, the toolkit does not display the transceiver link channel.
Did you find the information on this page useful?