L- and H-Tile Transceiver PHY User Guide

ID 683621
Date 7/20/2022
Public
Document Table of Contents

2.5.2. Interlaken

The Interlaken interface is supported with 1 to 24 lanes running at datarates up to 17.4 Gbps per lane on Intel® Stratix® 10 devices. Interlaken is implemented using the Enhanced PCS.

Intel® Stratix® 10 devices provide three preset variations for Interlaken in the Intel® Stratix® 10 Transceiver Native PHY IP Parameter Editor:

  • Interlaken 10x12.5 Gbps
  • Interlaken 1x6.25 Gbps
  • Interlaken 6x10.3 Gbps

Depending on the line rate, the Enhanced PCS can use a PMA to PCS interface width of 32, 40, or 64 bits.

The Native PHY IP core does not support double rate transfer option when configured in Interlaken.

Figure 119. Transceiver Channel Datapath and Clocking for InterlakenThis figure assumes the serial datarate is 12.5 Gbps and the PMA width is 40 bits.

Did you find the information on this page useful?

Characters remaining:

Feedback Message