L- and H-Tile Transceiver PHY User Guide

ID 683621
Date 7/20/2022
Public
Document Table of Contents

5.10. Intel® Stratix® 10 L-Tile/H-Tile Transceiver PHY Architecture Revision History

Document Version Changes
2022.03.28
  • Added note to Programmable Pre-Emphasis topic that the Intel® Stratix® 10 L-Tile/H-Tile Pre-emphasis and Output Swing Estimator tool is only supported for ES devices.
2021.12.13
  • Added supported protocols in Signal Detector topic in Receiver Buffer section.
2021.03.29
  • Updated description for scenario (C) in the Byte Serializer Effects on Data Propagation at the RX Side section.
2020.10.05 Made the following change:
  • Clarified that, for RX Core FIFO basic mode, you must assert the rx_enh_read_en signal when the rx_fifo_pempty signal deasserts.
2020.03.03 Made the following changes:
  • Updated the following figures to make it clear that rx_clkout is driven by CDR.
    • Enhanced PCS Datapath Diagram
    • Standard PCS Datapath Diagram
    • Gen3 PCS Block Diagram
  • Clarified ODI support for L-Tile.
2019.03.22 Made the following change:
  • Updated the "Serial Loopback Mode," "Pre-CDR Reverse Serial Loopback Mode," and "Post-CDR Reverse Serial Loopback Mode" figures.
2018.07.06 Made the following changes:
  • Added a note to the "Loopback Modes" section.
  • Clarified the data rate for GX channels in the "Enhanced PCS Architecture" section.
  • Added a note describing ODI support in L-Tile devices in the "On-die Instrumentation" section.
2018.03.16 Made the following changes:
  • Changed the number of programmable taps in the "Transmitter Buffer" section.
  • Changed the rate match FIFO modes in the "Rate Match FIFO" section.
  • Added the "Byte Ordering Register-Transfer Level (RTL)" section.
  • Added the "Byte Serializer Effects on Data Propagation at the RX Side" section.
  • Added the "ModelSim Byte Ordering Analysis" section.
2017.08.11 Made the following changes:
  • Added note that ODI is only supported for H-Tile in the "Receiver Buffer" and "On-Die Instrumentation" sections.
2017.06.06 Made the following changes:
  • Remove the QPI configuration from the "Transmitter Buffer" section.
  • Added the "PRBS Generator and PRBS Verifier" section.
  • Removed the "PRBS Generator" section from the "Standard PCS Architecture" section.
  • Removed the "PRBS Verifier" section from the "Standard PCS Architecture" section.
  • Added clarification about receiver termination in the "Programmable Differential On-Chip Termination (OCT)" section.
  • Added a link to the Stratix 10 H-Tile Pre-emphasis and Output Swing Estimator in the "Programmable Pre-Emphasis" section.
  • Updated the "Receiver Buffer" figure.
  • Added the "Effect of AC Gain on the Frequency Response" figure.
  • Added the "Effect of EQ Gain on the Frequency Response" figure.
  • Changed "66 Bit Blocks" to "67 Bit Blocks" in the "Interlaken Frame Generator" figure.
  • Added the "Square-wave Generator" section.
2017.02.17 Made the following changes:
  • Added the Enable tx_polinv port option to the "Polarity Inversion Feature" section.
2016.12.21 Initial release.

Did you find the information on this page useful?

Characters remaining:

Feedback Message