Visible to Intel only — GUID: qdh1481884160362
Ixiasoft
Visible to Intel only — GUID: qdh1481884160362
Ixiasoft
5.2.2.10.2. Register Mode
The register mode bypasses the FIFO functionality to eliminate the FIFO latency uncertainty for applications with stringent latency requirements. This is accomplished by tying the read clock of the FIFO with its write clock. In Register mode, rx_parallel_data (data), rx_control indicates whether rx_parallel_data is a data or control word, and rx_enh_data_valid (data valid) are registered at the FIFO output.
Did you find the information on this page useful?
Feedback Message
Characters remaining: