L- and H-Tile Transceiver PHY User Guide

ID 683621
Date 7/20/2022
Public
Document Table of Contents

2.1. Transceiver Design IP Blocks

The following figure shows all the design blocks involved in designing and using Intel® Stratix® 10 transceivers.

Figure 22.  Intel® Stratix® 10 Transceiver Design Fundamental Building Blocks

Did you find the information on this page useful?

Characters remaining:

Feedback Message