12.15. Simulation Files and Example Testbench for Deterministic Latency PHY
This section describes simulation file requirements for the Deterministic Latency PHY IP core.
Refer to Running a Simulation Testbench for a description of the directories and files that the Intel® Quartus® Prime software creates automatically when you generate your Deterministic Latency PHY IP Core.
Did you find the information on this page useful?