V-Series Transceiver PHY IP Core User Guide

ID 683171
Date 7/26/2022
Public
Document Table of Contents

2.2. Design Flows

This section describes how to parameterize Altera IP cores.

You can use the following flow(s) to parameterize Altera IP cores:

Figure 5. Design Flows
2

The MegaWizard Plug-In Manager flow offers the following advantages:

  • Allows you to parameterize an IP core variant and instantiate into an existing design
  • For some IP cores, this flow generates a complete example design and testbench
2 Altera IP cores may or may not support the Qsys and SOPC Builder design flows.

Did you find the information on this page useful?

Characters remaining:

Feedback Message