7.12.1. SDR XGMII TX Interface
Contains 4 lanes of data and control for XGMII. Each lane consists of 16 bits of data and 2 bits of control.
|xgmii_tx_clk||Input||The XGMII SDR TX clock which runs at 156.25 MHz or 312.5 for the DDR variant.|
Did you find the information on this page useful?