7.12.2. SDR XGMII RX Interface
Contains 4 lanes of data and control for XGMII. Each lane consists of 16 bits of data and 2 bits of control.
|xgmii_rx_clk||Output||The XGMII SDR RX clock which runs at 156.25 MHz.|
Did you find the information on this page useful?