V-Series Transceiver PHY IP Core User Guide

ID 683171
Date 7/26/2022
Public
Document Table of Contents

17.11.2. Turning on Triggered DFE Mode

Complete the following steps to turn on triggered DFE mode:
  1. Read the DFE control and status register busy bit (bit 8) until it is clear.
  2. Write the logical channel number of the channel to be updated to the DFE logical channel number register.
  3. Write the DFE_offset address of 0xB.
  4. Write the data value 1'b1 or 1'b0 to the data register.
  5. Write the control and status register write bit to 1'b1.
    This turns on DFE power and initiates triggered DFE mode.
  6. Read the DFE control and status register busy bit (bit 8) until it is clear.
  7. When busy equals 1b’0, the Transceiver Reconfiguration Controller has updated the logical channel specified in Step 2 with the data specified in Steps 3 and 4.
The register-based write to turn on the triggered DFE mode for logical channel 0 is shown in the following example:

Register-Based Write To Turn On Triggered DFE Mode for Logical Channel 0

#Setting logical channel 0
write_32 0x18 0x0
 
#Setting DFE offset to 0xB
write_32 0x1B 0xB
 
#Setting data register to 1
write_32 0x1C 0x1
 
#Writing the data to turn on triggered DFE
write_32 0x1A 0x1

Did you find the information on this page useful?

Characters remaining:

Feedback Message