V-Series Transceiver PHY IP Core User Guide

ID 683171
Date 7/26/2022
Public
Document Table of Contents

17.24.1. Register-Based Write

Complete the following steps, using a state machine as an example, to perform a register-based write:
  1. Read the control and status register busy bit (bit 8) until it is clear.
  2. Write the logical channel number of the channel to be updated to the logical channel number register.
  3. Write the <feature> offset address.
  4. Write the appropriate data value to the data register.
  5. Write the control and status register write bit to 1’b1.
  6. Read the control and status register busy bit. Continue to read the busy bit while its value is one.
  7. When busy = 0, the Transceiver Reconfiguration Controller has updated the logical channel specified in Step 2 with the data specified in Step 3.

Register-Based Write of Logical Channel 0 VOD Setting

System Console is used for the following settings:

#Setting logical channel 0
write_32 0x8 0x0

#Setting offset to VOD
write_32 0xB 0x0

#Setting data register to 40
write_32 0xC 0x28

#Writing all data
write_32 0xA 0x1
Ā

Did you find the information on this page useful?

Characters remaining:

Feedback Message