External Memory Interface Handbook Volume 2: Design Guidelines: For UniPHY-based Device Families

ID 683385
Date 3/06/2023
Public
Document Table of Contents
Give Feedback

9.4.1.7. Write Leveling tDQSS

In DDR2 SDRAM and DDR3 SDRAM interfaces, write leveling tDQSS timing is a calibrated path that details skew margin for the arrival time of the DQS strobe with respect to the arrival time of CK/CK# at the memory side.

For proper write leveling configuration, DLL delay chain must be equal to 8. The PHY IP reports the margin through an equation. For more information, refer to <phy_variation_name> _report_timing_core.tcl.