External Memory Interface Handbook Volume 2: Design Guidelines: For UniPHY-based Device Families

ID 683385
Date 3/06/2023
Document Table of Contents Address and Command

Address and command signals are single data rate signals latched by the memory device using the FPGA output clock.

Some of the address and command signals are half-rate data signals, while others, such as the chip select, are full-rate signals. The Timing Analyzer analyzes the address and command timing paths using the set_output_delay (max and min) constraints.

Did you find the information on this page useful?

Characters remaining:

Feedback Message