4.1. LPDDR2 Guidance
The following topics focus on key factors that affect signal integrity:
- I/O standards
- LPDDR2 configurations
- Signal terminations
- Printed circuit board (PCB) layout guidelines
LPDDR2 SDRAM interface signals use HSUL-12 JEDEC I/O signaling standards, which provide low power and low emissions. The HSUL-12 JEDEC I/O standard is mainly for point-to-point unterminated bus topology. This standard eliminates the need for external series or parallel termination resistors in LPDDR2 SDRAM implementation. With this standard, termination power is greatly reduced and programmable drive strength is used to match the impedance.
To select the most appropriate standard for your interface, refer to the the Device Datasheet for Arria V Devices chapter in the Arria V Device Handbook, or the Device Datasheet for Cyclone V Devices chapter in the Cyclone V Device Handbook.
Did you find the information on this page useful?