External Memory Interface Handbook Volume 2: Design Guidelines

ID 683385
Date 5/08/2017
Document Table of Contents

9.1.3. Internal FPGA Timing Paths

Other timing paths that have an impact on memory interface timing include FPGA internal fMAX paths for PHY and controller logic.

This timing analysis is common to all FPGA designs. With appropriate timing constraints on the design (such as clock settings), the TimeQuest Timing Analyzer reports the corresponding timing margins.

For more information about the TimeQuest Timing Analyzer, refer to the Quartus Prime TimeQuest Timing Analyzer chapter in volume 3 of the Quartus Prime Handbook.

Did you find the information on this page useful?

Characters remaining:

Feedback Message