External Memory Interface Handbook Volume 2: Design Guidelines

ID 683385
Date 5/08/2017
Document Table of Contents Write to Memory Using an ODT Setting of 150-ohm

The following figure shows a double parallel termination scheme (Class II) using ODT on the memory with a memory-side series resistor when the FPGA is writing to the memory using a 25-ohm  OCT drive strength setting on the FPGA.
Figure 38. Double Parallel Termination Scheme (Class II) Using ODT on DDR2 SDRAM DIMM with Memory-Side Series Resistor

Did you find the information on this page useful?

Characters remaining:

Feedback Message