External Memory Interface Handbook Volume 2: Design Guidelines: For UniPHY-based Device Families

ID 683385
Date 3/06/2023
Public
Document Table of Contents

2. DDR2 and DDR3 SDRAM Board Design Guidelines

The following topics provide guidelines for improving the signal integrity of your system and for successfully implementing a DDR2 or DDR3 SDRAM interface on your system.

The following areas are discussed:

  • comparison of various types of termination schemes, and their effects on the signal quality on the receiver
  • proper drive strength setting on the FPGA to optimize the signal integrity at the receiver
  • effects of different loading types, such as components versus DIMM configuration, on signal quality

It is important to understand the trade-offs between different types of termination schemes, the effects of output drive strengths, and different loading types, so that you can swiftly navigate through the multiple combinations and choose the best possible settings for your designs.

The following key factors affect signal quality at the receiver:

  • Leveling and dynamic ODT
  • Proper use of termination
  • Layout guidelines

As memory interface performance increases, board designers must pay closer attention to the quality of the signal seen at the receiver because poorly transmitted signals can dramatically reduce the overall data-valid margin at the receiver. The following figure shows the differences between an ideal and real signal seen by the receiver.

Figure 10. Ideal and Real Signal at the Receiver