External Memory Interface Handbook Volume 2: Design Guidelines

ID 683385
Date 5/08/2017
Document Table of Contents

9.11.8. Read Resynchronization and Write Leveling Timing (for SDRAM Only)

These timing paths apply only to Arria II GX, Stratix III, and Stratix IV devices, and are implemented using calibrated clock signals driving dedicated IOE registers. Therefore, no timing optimization is possible for these paths, and positive timing margin is expected for interfaces running at or below the FPGA data sheet specifications.

Ensure that you specify the correct memory device timing parameters (tDQSCK, tDSS, tDSH) and board skew (tEXT) in the DDR2 and DDR3 SDRAM Controllers with UniPHY parameter editor.

Did you find the information on this page useful?

Characters remaining:

Feedback Message