External Memory Interface Handbook Volume 2: Design Guidelines

ID 683385
Date 5/08/2017
Document Table of Contents

9.11.1. Missing Timing Margin Report

The UniPHY timing margin reports may not be generated during compilation if the .sdc does not appear in the Quartus Prime project settings.

Timing margin reports are not generated if you specify the UniPHY variation as the top‑level project entity. Instantiate the UniPHY variation as a lower level module in your user design or memory controller.

Did you find the information on this page useful?

Characters remaining:

Feedback Message