22.214.171.124. Compiling the Design
To compile the design, on the Processing menu, click Start Compilation.
After you have compiled the top-level file, you can perform RTL simulation or program your targeted Intel® device to verify the top-level file in hardware.
For more information about simulating the memory IP, refer to Simulating Memory IP.
Did you find the information on this page useful?