External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.5.1. I/O SSM Sharing

The I/O SSM contains a hard Nios® II processor and dedicated memory storing the calibration software code and data.

When a column contains multiple memory interfaces, the Nios® II processor calibrates each interface serially. Interfaces placed within the same I/O column always share the same I/O SSM. The Intel® Quartus® Prime Fitter handles I/O SSM sharing automatically.

Did you find the information on this page useful?

Characters remaining:

Feedback Message