External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

13.7.2.5. Exporting Tables

The Export Populated Tables button saves all the populated tables in the current toolkit view and all the pin delay settings read from the calbus bridge into *.csv files.
Figure 152. Export Populated Tables Button

All the .csv files are saved to the directory from where you originally launched the System Console.

Table 353.  List of .csv Files
Name of .csv File Corresponding Tab (Table) in the Toolkit GUI
mem_config_table.csv Memory Configuration
vref_margins_table.csv VREF Margining
rtt_nom_table.csv Calibrate Termination [RTT_NOM Margins]
rtt_park_table.csv Calibrate Termination [RTT_PARK Margins]
rtt_wr_table.csv Calibrate Termination [RTT_WR Margins]
ods_table.csv Calibrate Termination [Output Driver Impedance Control Margins]
cal_status_table.csv Calibration Report [Calibration Status]
cal_results_delay_dq_table.csv Calibration Report [Calibration Delays and Margins (DQ)]
cal_results_delay_dqs_table.csv Calibration Report [Calibration Delays and Margins (DQS)]
cal_results_delay_dm_dbi_table.csv Calibration Report [Calibration Delays and Margins (DM_DBI)]
cal_results_vref_table.csv Calibration Report [Calibration VREF Settings]
driver_margins_table.csv Driver Margining
issp_probes_table.csv ISSP [In-System Probes]
issp_sources_table.csv ISSP [In-System Sources]
pin_delay.csv Pin Delay Settings

Did you find the information on this page useful?

Characters remaining:

Feedback Message