External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

Download
ID 683741
Date 3/11/2022
Public
Document Table of Contents

7.5.5. Package Deskew

Trace lengths inside the device package are not uniform for all package pins. The nonuniformity of package traces can affect system timing for high frequencies. A package deskew option is available in the Intel® Quartus® Prime software.

If you do not enable the package deskew option, the Intel® Quartus® Prime software uses the package delay numbers to adjust skews on the appropriate signals; you do not need to adjust for package delays on the board traces. If you do enable the package deskew option, the Intel® Quartus® Prime software does not use the package delay numbers for timing analysis, and you must deskew the package delays with the board traces for the appropriate signals for your design.

Did you find the information on this page useful?

Characters remaining:

Feedback Message