External Memory Interfaces Intel® Stratix® 10 FPGA IP User Guide

ID 683741
Date 3/11/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

9. Intel® Stratix® 10 EMIF IP for QDR-IV

This chapter contains IP parameter descriptions, board skew equations, pin planning information, and board design guidance for Intel® Stratix® 10 external memory interfaces for QDR-IV.

Did you find the information on this page useful?

Characters remaining:

Feedback Message